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Abstract—This work studies the influence of temperature on performance and scalability of 3D Chip Multiprocessors (CMP) from 
Amdahl’s law perspective. We find that 3D CMP may reach its thermal limit before reaching its maximum power. We show that a 
high level of parallelism may lead to high peak temperatures even in small scale 3D CMPs, thus limiting 3D CMP scalability and 
calling for different, in-memory computing architectures.  
Index Terms— Chip Multiprocessor, Multicore, Thermal Simulations, Amdahl’s Law, 3D Integrated Circuits.   
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1 INTRODUCTION AND RELATED WORK
ower consumption is among the main factors limiting 
the scalability of Chip Multiprocessors (CMP) [19]. As 
integration driven by device scaling slows down [11], 
three-dimensional (3D) integration arises as a natural step 
in CMP evolution.  3D CMP implementation has the po-
tential to speed up the sequential portion of the code, lift-
ing the main limiting factor identified by Amdahl’s law 
[20]. 3D integration mitigates the off-chip memory band-
width restrictions and enhances connectivity by stacking 
one or multiple DRAM layers above CMP layers, and ena-
bling TSV based vertical communication. A conceptual 3D 
CMP, with cores partitioned into a number silicon layers, 
featuring an embedded multilayer 3D DRAM is presented 
in Fig. 1. 
Unfortunately, 3D integration cannot eliminate the 
‘power wall’. With power scaling slowing down, stacking 
a number of CMP core layers necessarily results in a sig-
nificant increase of power density. Growing power density 
leads to higher temperatures, which affect the performance 
and reliability of 3D designs. For example, placing DRAM 
above CMP layers might be thermally prohibitive because 
of hot spots where temperature rises above the DRAM op-
erational range (up to 95℃), such as in 3D DRAM cache [3]. 
A classical CMP architecture paradigm includes design 
choices such as symmetric vs. asymmetric CMP [18], num-
ber of cores vs. core size [18], cores vs. cache [1][14] etc. 
When designing a 3D CMP, the computer architect must 
address an additional question: How does the temperature 
affect the number of cores of 3D CMP and their size? This 
paper strives to answer this question and quantify the im-
pact of the thermal aspects of 3D design on the perfor-
mance and scalability of CMP. 
In recent years, there has been an extensive research into 
corollaries of Amdahl’s law in the era of CMP.  Hill and 
Marty [18] introduced an upper-bound analytical model 
for the performance and scalability of multicore and sug-
gested an extension of Amdahl’s law. Woo and Lee [4] ex-
tended the multicore performance and scalability model 
by addressing power consumption. Cassidy and Andreou 
[1] further developed the framework to account for opti-
mal area allocation between core and memory, while Loh 
[8] extended Hill and Marty’s model by adding the cost of 
the “uncore” resources. Chung et al. [5] extended the mul-
ticore corollary of Amdahl’s law for heterogeneous archi-
tectures (including accelerators, such as FPGA, ASIC or 
GPU in addition to conventional processing cores). Eyer-
man and Eeckhout [22] augmented Amdahl’s law by in-
cluding execution of critical sections.  We studied the ef-
fects of communication and synchronization on perfor-
mance and scalability of a multicore [15]. Wang and 
Skadron [13] added supply voltage and operating fre-
quency to Hill and Marty performance model. Recently, 
Ananthanarayanan et al. [8] extended Amdahl’s law to ac-
count for process variations.    
 
 
Fig. 1. 3D CMP with a 3D DRAM cube stacked above it. 
 
In this work, we study the thermal effects of 3D integra-
tion on performance and scalability of a multicore from 
Amdahl’s law perspective, a subject not addressed by prior 
research into corollaries of Amdahl’s law in multicore era. 
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We focus on qualitative trends rather than on actual tem-
perature measurements. Using analytical modeling, we 
show that peak temperatures of 3D CMP grow with paral-
lelism and number of cores. We further show that 3D CMP 
may reach a temperature limit before reaching the power 
constraint. As a result, a practical 3D CMP configuration is 
limited to a smaller number of larger cores. While actual 
temperature limit may change following innovations in 
thermal package development, this conclusion endures. 
We verify the results of analytical modeling by HotSpot 
[12] simulation using its default settings.  
The rest of this paper is organized as follows. Section 2 
presents the analytical model of 3D CMP temperature. Sec-
tion 3 validates the analytical model by simulation. Section 
4 offers conclusions. 
2 ANALYTICAL MODEL OF 3D CMP 
TEMPERATURE 
We consider a multicore with a constrained area budget 
enabling 256 “baseline core equivalent” (BCE [18]) cores, 
where core is a processing unit with its private cache(s). 
Following Hill and Marty, we consider symmetric and 
asymmetric CMPs, that is, all cores have the same ISA. We 
follow the power methodology of [4] and [5], as explained 
below. Let      be the dynamic power consumption of a 
“full blown” processor of size   = 256 BCE (consuming 
the entire chip area). The power of a smaller core, of size 
1 ≤   ≤ 256, is   .  We further assume that runtime is long 
enough for the temperature to converge. 
Ribando and Skadron [21] assume that power consump-
tion of a large scale multicore, or manycore (two hundred 
cores) is identical to that of a small scale multicore (two 
cores) of the same area, and conclude that peak tempera-
ture of manycore is lower since its power distribution is 
more uniform. We take a different approach, based upon 
findings by Grochovsky and Annavaram [6], that power 
consumption of computing core exhibits sublinear growth 
as its area increases.  
The phenomenon of reduction in computing core’s ac-
tivity (power per area unit) as its size grows has a number 
of underlying reasons. Larger cores normally have larger 
cache (thus potentially improving the hit rate and the over-
all performance of the core), however RAM has lower tran-
sistor activity compared to logic. Larger cores are likely to 
be superscalar; however the multiple issue pipelines 
would not always be fully utilized, thus leading to lower 
transistor activity. Larger cores may employ elaborate out-
of-order execution structures, the efficiency of which de-
pends on workload specifics. Finally, larger cores are likely 
to comprise hardware accelerators, which may improve 
the core performance but are not likely to be used continu-
ously.  
Following [5] and [6], we scale    as a power law of the 
core size  :  
 
 
=  
256
∙ (
 
 
)  (1) 
where   = 0.875 (according to [6],            =
                  .  ; substituting Pollack’s rule 
(                 =            . ) [7] into this equation, 
we receive            =            .   ).  
 The absolute temperature in a symmetric CMP (having 
   cores of size  BCE each) can be written as follows [23]:  
  =    
    
 
+    (2) 
where     is the thermal resistance (in units of Area∙Kel-
vin/Watt), and    is ambient temperature. We limit our an-
alytical model to fully parallel programs (the parallelizable 
fraction of a program   = 1), where all cores are active. 
When   < 1, some of the cores are idle, which complicates 
the analytical model. Another reason for limiting the ana-
lytical model to   = 1 is that for any core size, the highest 
CMP temperature is reached when   = 1 (Section 3) and 
thus the   = 1 model provides a temperature upper 
bound. 
The absolute temperature in an asymmetric CMP de-
sign with the serial core of size   and (  −  ) 1BCE parallel 
cores [18] can be written as follows:  
  =    
   + (  −  )  
 
+    
(3) 
The first component reflects the contribution of the serial 
core, while the second component reflects the parallel 
cores. 
Fig. 2 and Fig. 3 present the absolute temperature of the 
symmetric and asymmetric CMP respectively, as a func-
tion of the core size  , for different values of  .   
The case of   = 1 provides a lower bound on tempera-
ture (the entire chip consumes a fixed level of power re-
gardless of core size, as in Fig. 2 and Fig. 3), and there is no 
room for any optimization. For   < 1, the 3D CMP temper-
ature drops with fewer larger cores and increases with 
larger number of smaller cores. The smaller the  , the 
steeper the temperature change as a function of core size. 
These temperature changes happen more gradually for 
asymmetric CMP than for symmetric ones (as is evident 
when comparing Fig. 2 and Fig. 3). 
 
 
Fig. 2. Analytical model of symmetric CMP absolute temperature vs. core 
size   for different  ,   = 28   ,      = 25 ,    = 20℃ and     =
60    / .  
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Fig. 3. Analytical model of asymmetric CMP absolute temperature vs. core 
size   for different  ,   = 28   ,      = 25 ,    = 20℃ and     =
60    / . 
 
Assuming that the peak temperature of a CMP is lim-
ited (for example in 3D DRAM design, or simply due to 
package limitations), the thermal effect of the number of 
CMP cores and their size is an important design factor that 
must be addressed by computer architects.  This aspect is 
discussed in the following section and Fig. 4. 
3 VALIDATION OF THE ANALYTICAL MODEL 
We validate our analytical model using HotSpot simu-
lation [12] at its default configuration. The simulation pa-
rameters, heat sink assumptions, and description of the 3D 
stack are detailed at the end of this section.  
We simulate a symmetric 3D CMP partitioned into 4 sil-
icon layers with a DRAM layer integrated above them (the 
asymmetric case yields similar results). We use Intel’s Ne-
halem 45nm processor as a reference full blown core with 
     = 25  and   = 28  
  [11]. Hence, each layer of the 
simulated 3D CMP has a 256BCE budget of   = 28   , 
divided into    =    ⁄  cores, each with an area of  BCE. No 
longer limited by the complexity of the model, we perform 
the simulation for different values of  .  
Execution consists of two portions, serial and parallel. 
During serial execution, only one core of the multicore is 
active, while the other cores are idle. An idle core dissi-
pates a fraction    (0 ≤    ≤ 1) of the power of an active 
core. Following [4], we assume    = 0.2.  
During serial execution, the serial core dissipates    
power and    − 1 cores dissipate      power each. Execu-
tion time of this serial portion is         =   (1 −  )/√ , 
where    is the sequential execution time on a single  BCE 
core, and √  is a performance scaling factor based on Pol-
lack’s rule [7]. 
During parallel execution, all cores are active. Each core 
consumes    power, and the execution time is           =
    (  √ )⁄ .  
The inputs to HotSpot are the multicore floorplan and 
the power trace as described above. 
Fig. 4(a) shows peak temperature of a symmetric 3D 
CMP as a function of its core size   for different values of 
 . The figure also includes, as a reference, the maximum 
temperature allowed for DRAM. The peak temperature for 
  = 1  (measured in the center of the CMP layout) mono-
tonically grows with the decreasing core size (increasing 
number of cores), generally in line with the analytical 
model results of Fig. 2. The peak temperature for   < 1  
however first grows but then declines as the core size de-
creases. The peak CMP temperatures for   < 1 are consist-
ently lower than for   = 1 (validating that   = 1 provides 
a temperature upper bound).   
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Fig. 4 (a) HotSpot simulated peak temperature vs. core size   for different   
and   = 0.875; (b) 3D CMP power consumption vs. core size,   = 1,   =
0.875 
 
Our findings are presented in the following three re-
sults. 
 
Result 1: In highly parallelizable applications (  =
1), peak temperatures of 3D CMP grow with parallel-
ism and the number of cores. 3D thermal constraints 
limit the CMP scalability, restricting the practical CMP 
configuration to a smaller number of larger cores. 
CMPs with a very large number of small active cores 
are less suitable for 3D implementation when   = 1. 
 
For low level of parallelism (low thread count) the peak 
temperature of the CMP layer may be safely contained 
within the DRAM operational range. In our study, this 
happens for   < 0.99, but this figure may vary with the 
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CMP area and power parameters. However, for highly 
parallel tasks (  ≥ 0.99 in our study), when most cores are 
active most of the time, the peak temperature of the CMP 
layers may reach beyond the DRAM operational range.  A 
3D implementation where DRAM cannot be placed atop a 
multi-layer CMP may fail one of its essential purposes, 
which is mitigating the bandwidth wall. 
 
Result 2: Thermal considerations may constrain the 
scalability of 3D CMP due to thermal requirements of 
3D DRAM integration. 
 
Fig. 4(b) shows the 3D CMP power consumption as a 
function of its core size. As 3D CMP reaches its thermal 
limit for   = 1  (at 95℃ due to 3D DRAM integration), its 
power is short of 30W (as marked by the vertical dashed 
line connecting the two charts in Fig. 4(a), (b)), much lower 
than a typical Thermal Design Power (TDP) of contempo-
rary high-end processors. Even for the thermal limit of a 
standard chip package, typically at 125℃, the 3D CMP 
power consumption for   = 1  is short of 50W, which is 
also below typical TDP. 
 
Result 3: 3D CMP may reach its temperature limit 
(imposed for example by DRAM integration above the 
core layers, or package limitation) before exceeding its 
power limit. 
 
Implication: Increasing parallelism (as suggested by 
Hill and Marty in [18]) in 3D CMP without addressing its 
thermal outcome has an adverse effect on 3D CMP scala-
bility and performance. Hence, multicore designers should 
seek ways to reduce the activity of processing cores with-
out decreasing their performance, to enable an efficient 3D 
integration of a large scale CMPs. Heterogeneous CMP [8] 
is one possibility. A radically different, non-CMP 3D archi-
tecture employing associative processing has also been 
shown to deliver high performance while maintaining 
temperatures compatible with 3D DRAM integration [16]. 
Note that when   is lower than 0.99, Fig. 4(a) indicates 
that there are no thermal limitations on 3D integration with 
DRAM. However, asymmetric or heterogeneous architec-
tures may be more appropriate in such cases [2]. 
Hotspot simulation parameters are presented in TABLE 
1.  
 
TABLE 1 
HOTSPOT SIMULATION PARAMETERS 
Parameter Value 
Chip thickness 0.15 mm 
Convection capacitance 140.4 J/K 
Convection resistance 0.1 K/W 
Heat sink side 60 mm 
Heat sink thickness 6.9 mm 
Spreader side 30 mm 
Spreader thickness 1 mm 
Chip-to-spreader interface-material thickness 0.02 mm 
 
Heat sink parameters are summarized in TABLE 2.  
 
TABLE 2 
HEATSINK PARAMETERS 
Parameter Value 
Convection Forced 
Flow type Lateral airflow from sink side 
Sink type Fin-channel  
Fin Height  3 cm 
Fin Width 1 mm 
Channel width 2 mm 
 
The simulated 3D stack is based on [10] and depicted in 
Fig. 5. 
 
 
Fig. 5. Simulated 3D stack, based on [10]. 
4 CONCLUSIONS 
As integration driven by device scaling slows down and 
the bandwidth wall looms, 3D integration becomes a nat-
ural step in CMP evolution. However, 3D designs are 
highly influenced by thermal aspects, not addressed by 
prior research into corollaries of Amdahl’s law in multi-
core era. This work studies the effect of 3D CMP tempera-
ture on its performance and scalability from the perspec-
tive of Amdahl’s law.  
We find that the peak temperatures of 3D CMP grow 
with the number of cores and with task parallelism, poten-
tially reaching a thermal limit before the power constraint 
of the CMP is reached. We also find that the peak temper-
ature of 3D CMP may exceed the DRAM operational limit, 
thus making 3D DRAM integration difficult. Hence, the 
scalability of 3D CMP might be limited by thermal consid-
erations, pushing the practical CMP configuration towards 
a smaller number of larger cores. CMPs with a large num-
ber of small active cores, targeted for highly parallelizable 
applications, may be less suitable for 3D integration.  
An implication of our research is that increasing paral-
lelism (as suggested by Hill and Marty in [18]) in 3D CMP 
without addressing its thermal outcome has an adverse ef-
fect on 3D CMP scalability and performance. Heterogene-
ous or non-CMP in-memory computing architectures [16] 
may prove more suitable for massively parallel 3D designs. 
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